It is commonly believed that the significant energy saving advantages are belonged to the logic circuits which operate at low temperature as less enegy is needed for cooling them to the treshold temperature after operation. Also, nanoscale thermal management, efficient energy usage in nanoscale and especially thermal optimization are the most challenging issues, while dealing with the new generation of transistors as the miniaturizing unlimitedly the silicon channels of the transistors has resulted in an increase in the energy consumption of computers and the leakage currents. In this paper, the nonFourier thermal attitudes of well-known two-dimensional crystalline materials of graphene, blue phosphorene, germanene, silicene and MoS 2 as the silicon channels replacements are studied by using the phonon Monte-Carlo method. We show that graphene and blue phosphorene have the least maxi- with the electrical disadvantages of the graphene layer, suggests the blue phosphorene as the more thermally appropriate and optimal choice for the silicon channel replacement in new designed field effect transistors. That is to say that the limit of the energy and economic cost of the producing the advanced blue phosphorene chips meets the value of the product for the computing enterprise.
Introduction
Since the first silicon transistor has been launched, in the quest for higher performance, the size of these nano-devices has been incredibly decreased.
Nowadays, the number of transistors on a single chip has been grown from a few thousand in the earliest integrated circuits to more than two billions [1] . In spite of the recent progress in achieving the much smaller silicon field effect transistors (FETs), the size reduction of the FETs consisting of three-dimensional (3D) semiconductors is limited by the diminution of the self-generated heat dissipation rate caused by the increase in static power and the leakage current between the source and the drain. The solution for the high energy consumption and the power devaluation have been investigated to decide the transistor contradiction of the smaller size/larger energy loss. As a consequence, FETs with channels made from two-dimensional (2D) semiconductors with almost eliminated leakage current owing to the all electrons in atomically thin channels and, accordingly uniformly influenced by the gate voltage have drawn attention [2] . Therefore, new transistor technology based on improving thermal efficiency by the usage of the channel candidates, chosen from the low-dimensional substances with odd thermal and electrical properties, such as graphene [3] , germanene [4] , silicene [5, 6] , phosphorene allotropes [7] [8] [9] and Molibdeniyum disulfid (MoS 2 ) [10] , has been activated. Each proposed low-dimensional transistor has advantages and disadvantages over the others. Therefore, the main goal of nano-electronic technology is to find the most thermally and electrically optimal nano-devices that are best suited for the substitution of the oldfashioned silicon channels and simultaneously low cost economically in cooling processes.
A decade ago, graphene which firstly attracted the attention to lowerdimensional systems, was suggested as the pioneering candidate for the silicon replacement in semiconductor device fabrication technology. Initially, the odd properties and high electrical and thermal conductivity of this appealing material made it to be announced as the perfect nominee for the transistor nanotechnology. But more studies revealed the zero bandgap of graphene which leads to the low on-off current ratios of 2 to 20. This deficiency alone, enforces researchers to behave more prudent with graphene and investigate for other matters. The current ratio, on the other hand, can be increased by shrinking the graphene sheet to one-dimension and manufacturing the graphene nanoribbons (GNR). Although, there are some proposals for using these nanoribbons as a silicon substitution [11] , there are serious limitations for implementing the GNRs in current nanotechnology such as the reduction of the mobility from 200,000 cm 2 /V.S to 1000 cm 2 /V.S and difficulty in patterning the graphene in the form of GNR [12, 13] . In recent years, the FET community has shifted its interest to the sheets of advanced 2D crystalline materials which do not need to be altered to open their bandgap and have natural bandgaps of size more than 0.3 eV such that their low off-state currents and high on-state currents can be figured out.
Particularly, phosphorene, silicene, germanene and mono-and few-layered transition-metal dichalcogenide systems (TMDs) such as MoS 2 , have been proposed for FETs [14] .
The most intriguing candidate is phosphorus, which is grouped into the graphene category. Currently, a high interest has been raised to use phosphorene as a new 2D crystalline material for electronic applications which is mainly due to its uniqueness among all 2D substances by having both an intrinsic and sizable bandgap (unlike graphene) and a high carrier mobility (unlike most transition-metal dichalcogenides). Phosphorene has different allotropes of α-, β-, γ-, δ-and ζ-phases. Although high performance FET using α-phosphorus, known as black phosphorus has been reported recently [7] , the anisotropic thermal transport properties of black phosphorene may degrade the device reliability and performance since the low thermal conductivity along the armchair direction can lead the localized Joule heating in the confined system. Among the five mentioned phosphorene allotropes, it is very hopeful to use β-phase to solve the thermal management issues in the black phosphorene based FETs. Also, the interfacial thermal resistance for β-phosphorene, called as the blue phosphorene, is only a quarter to that of the graphene and this substance is more sensitive to the environmental variations than silicene [15] . In addition, a similar lattice structure and thermal conductivity to MoS 2 monolayer will make blue phosphorene a promising material to form the MOSFET channel, whose electronic properties is highly tunable by controlling the layer thickness and stacking order [8] .
The other nominees for the replacement of the silicon in the transistor industry could, in fact, be silicon itself in the form of silicene, or its sister material, germanene. Silicene which is the silicon-based analogue of graphene, owing to its buckled structure, favors the existence of a bandgap of 0.21 eV and consequently the on/off ratio of 10. A parent silicon crystal, like what graphite is for graphene, does not exist in nature, but silicene is synthesized using the scalable epitaxy method. The measured mobility for both electrons and holes is about 100 cm 2 /V.S, which is quite low compared with that of graphene and blue phosphorene [5, 6] and somehow larger than the carrier mobility in the single-layer MoS 2 . If we look more closely to the single layer of molybdenum disulfide, it has a large intrinsic bandgap of 1.8 eV [16] and the mobility of 0.5-3 cm 2 /V.S, which is too low for pragmatic transistor nano-devices. In practice, a 30 nm hafnium oxide, as a high-k gate dielectric on the top is used for boosting the mobility upto the value of 200 cm 2 /V.S. As a consequence, although, some works suggest these nano materials as the promising candidates for 2D transistors, the silicene with its relative low carrier mobility and MoS 2 with its costs for making use of the full potential of it, seems not to be suitable alone for the new developed field effect transistors. On the other hand, for the formation of a germanene based field-effect transistor, a band gap opening of at least 0.3-0.4 meV is required. The band gap opens in germanene by applying an external electric field in a direction perpendicular to the germanene [17] . In similarity to the graphene, the band gap also opens by shrinking the material to nano-ribbon. Accordingly, the experimental challenging existed in graphene nanoribbons fabrication also appears for germanene nanoribbons and therefore this solution for band gap opening is not the adequate one. On the other hand, the large intrinsic carrier mobility of germanene which is obtained to be a factor of 2-3 higher than the intrinsic carrier mobilities of silicene is the advantage of this material. However, germanene is not as compatible with the current silicon-based Microtechnology as silicene [18] .
In all cases of energy application, more than 90% of primary energy is first converted to heat and all attempts are trying to reduce this huge amount of dissipation. This is also the important consideration while dealing with the transistors. Concerning all these new candidates of FET technology, the most important common issue is the self-heating procedure [19] . The continued miniaturization of integrated circuits and the current trend toward nanoscale electronics have led to tremendous integration levels, with hundreds of millions of transistors assembled on a chip area no larger than a few square centimeters. Circuit densities are projected to reach the giga-scale as the smallest lateral device feature sizes approach 10 nm. The bottleneck technological issue of this scaling trend is the power problem. That is to say that the chip temperatures become too large due to the self-heating and the power densities such that it prevents the reliable operation of the integrated circuits. The chip-level power densities which are currently on the order of 100 W/cm 2 will increase much as the more integration and shrinking occurs due to the International Technology Roadmap for Semiconductors (ITRS) guidelines. This high power density and self-heating makes the batteries to drain briskly in portable devices and accordingly they must be cooled to a temperature at which the transistors can operate. Consequently, as long as the cooling technology has not got up with the miniaturization many electronic devices are impractical due to the millimeter-scale hotspots on the chip, which are localized zones with higher heat per unit area and accordingly higher temperatures [20] [21] [22] [23] [24] [25] . On the other hand, while chip-level hotspots are troubling circuit designers [26, 27] , device designers are beginning to encounter thermal management problems at nanometer-length scales within individual transistors. Also, novel and complex device geometries tend to make heat removal more difficult and most new 2D materi-als being introduced in device processing have lower thermal conductivities than bulk silicon. Concerning FET, the applied voltage establishes a lateral electric field with a peak near the drain. This field accelerates the charge carriers and hence they can scatter from the other electrons, phonons, material interfaces and imperfections. The electron population gives out the energy by scattering from phonons while self-heating the lattice through the well-known Joule heating mechanism. Therefore, the Joule heating in FETs results in a local temperature rise (hot spot) where local temperatures are remarkably higher than the die average temperature. It has been obtained that among the all heat generation effects such as Joule heating, current crowding, thermoelectric, the Joule heating is evidently the dominant selfheating for low-dimensional systems [28] .
In nano-electronics technology, the overall reliability is rectified by the temperature of the hottest region on the die, instead of the average die temperature. Thus, hotspots often control the required higher-level packaging and thermal management solutions including the material selections and the heat spreader design [29] . As a consequence, the thermal behavior of the nano-device and the die has a decisive role in finding the cooling requirements and controlling the impact of the environment. In other words, as the power density increases due to the growth of the temperature, the performance of the nano-device may be throttled to cause the power to decrease. Therefore, many efforts have been performed to enhance and optimize the cooling techniques for the increase of heat spreading at both the single transistor nano-device and the global die as well as the chip for minimizing the intensity and impact of the hotspots [30] . Apart from the attempts for achieving the desired methods of heat spreading, among the low-dimensional silicon replacement nominees, the one with the minimum peak temperature rise is the most optimal and appropriate choice for nano-electronics industry. This is true as the transistor cooling to keep the hottest zones of the dice under stated temperature threshold is more feasible for nano-devices with lower maximum temperatures. Indeed, the operation of the new generation transistor technology used in new modern digital devices such as laptops, tablets, and cellphones completely depends on the thermal attitude of these nano-devices. Thermally inefficient working of the transistors results in unlimited increasing temperature which can make the digital device stop working permanently. The importance of energy efficiency in nanoscale for better cooling and operation of the transistors is such that there are many works devoted to this field [22] .
In this paper, a numerical framework to evaluate the extremely lowpower and most energy saving FETs using heterostructures of 2D semiconductors is provided. To be more precise, the formation of the hot spot in the presence of the self-heating is investigated for five major candidates of silicon channel replacements. The Monte-Carlo (MC) simulation is used to study the transient heat conduction in graphene, blue phosphorene, germanene, silicene, and MoS 2 channel transistors. Having mentioned before, for nanoelectronics the overall reliability and thermal efficiency are determined by the hottest region of the transistor. Hence, applying the heat generation zone of homogeneous heat flux, the low-dimensional transistor with the most adequate conditions and lowest maximum temperature is discovered. This paper is organized as follows. In Sec. 2 of this paper, the geometry and the boundary conditions are discussed. Then in Sec. 3, the mathematical modeling is given. Sections. 5 and 6, subsequently, demonstrate the results and the conclusions. [31, 32] . Consequently, the temperature at these boundaries are set to the ambient temperature. The initial temperature of the all segments of the devices is kept at 299 K. The most part of the generated heat inside the transistor is dissipated to the surroundings and is conducted toward the bottom. Also, the flat-edge low-dimensional material (rectangularly shaped) with specular reflection in our simulation are studied. Therefore, as specular reflection from flat edges does not alter the phonon velocity component along the substance, it introduces no resistance.
Mathematical modeling
Phonons as the main carriers of the heat in most low-dimensional materials can be treated as the semiclassical particles. Accordingly, the Boltzmann transport equation is used to govern phonons via describing the phonon distribution function, f b (r, q, t) depending on the location, r, wave vector, q and time t for each phonon branch, b. The phonon Boltzmann transport equation including both equilibrium and non-equilibrium phenomena is written as
Here, v b,q is the group velocity of phonons where ω b,q is the angular frequency of branch b with the wave vector of q. In general, the frequency depends on both the value and the direction of the wave-vector. In isotropic assumption the frequency only relies on the value of the wave-vector and is the same in all directions of the space. In this paper, large-area sheets of graphene, blue phophorene, germanene, silicene, and MoS 2 are investigated. Hence, like the silicon and the other isotropic materials the phonon dispersion relation of these sheets will be considered isotropic. It is expected that the resulted error is small owing to the fact that the lattice thermal conductivity of a large area of the desired low-dimensional materials with the names of graphene, blue phosphorene, silicene, germanene and MoS 2 is isotropic [8, [33] [34] [35] [36] . Also the heat transport in wide width nanoribbons is spatially isotropic [37] . Here, we use the stochastic phonon Monte-Carlo (PMC) method to solve the PBTE.
Modelling with PMC starts with considering the equilibrium conditions.
The phonon distribution function at absolute temperature T , in the equilibrium situation is the famous Bose-Einstein (BE) distribution. In the MC method, phonons considered as statistical samples are assigned to six individual stochastic spaces: three wave vector and three position vector com-ponents. The sampled phonons firstly experience the drift (ballistic motion) and then take part into the scattering processes. The steps in an MC simulation of the low-dimensional material channel sheets are briefly expressed in the following. First, the number of phonons per unit volume, ubiquitous all over the computational domain, N actual , is calculated via the relation Then, a random number, R P is taken into account.
the phonon is ascribed to the polarization P or branch b. In the present study, only three transverse (TA), longitudinal (LA), and flexural (ZA) for each low-dimensional material are taken into account. Once the frequency and polarization of the phonon are established, the value of its group velocity is calculated via v g =∇ k ω. In the last step of initialization, the direction is attributed to each phonon sample (for more details of initialization see [32] ).
The intransitive and important parameters for PMC simulation are the phonon dispersion curves which demonstrate the relation between the frequency ω and the wave vector q in the first Brillouin Zone (1BZ). These curves reflect the symmetry of the underlying lattice. From dispersion, the properties such as group velocity and density of states can be extracted and used in the solution of the BTE. Graphene, blue phosphorene, germanene, silicene, and MoS 2 has six phonon branches. Importantly, the occupation of optical phonon states is low at temperatures of up to 600 K. Hence, as many studies confirm, the contribution from optical branches is small and negligible in heat conduction and only acoustic branches should be taken into account [38] . From the symmetry analysis of crystals, it is known that the systems are thermally isotropic when the order of the symmetry is higher than C 6 . Here, the studied low-dimensional systems are all hexagonal lattice systems with C 6 symmetry [36] . Consequently, the quadratic fitting to the full dispersion relations of the all five low-dimensional materials [39, 40] , is performed to obtain an approximate isotropic relation.
Consequently, ω b =c b k 2 +v b k is acquired for each low-dimensional material.
All the obtained coefficients are provided in Table 1 . At the next step, the initialized phonons, are allowed to move from one point to another. During this transport, the phonons may experience impacts with other phonons, or scattering from the boundaries. In the MC technique, the drift and the scattering events are, subsequently, treated inde- Then, the pseudo-temperatureT , the parameter defined for simplifying the calculation of the scattering processes, is calculated via Newton-Raphson method [32] . Also, each phonon which travels along the directionŝ may hit the boundaries. Just that the boundaries at which the phonons hit are determined, the behavior of the phonon ensembles after the collision is investigated. A phonon that hit the boundary can be reflected specularly or diffusively. In the present paper, low-dimensional sheets with flat boundaries is studied. Since specular reflection does not employ any resistance to the thermal transport, the phonon velocity along the boundary does not change. A phonon which travels in a solid can be scattered by means of lattice imperfections, interactions with electrons, interactions with other phonons (intrinsic scattering), and boundaries. Each of these scattering, which itself can be elastic (both energy and momentum are conserved) or (only the energy is conserved), result in exchanging energy between different lattice wave vectors. Here, as the graphene, blue phosphorene, germanene, silicene, and MoS 2 are assumed to be pure and perfect, the scattering due to vacancies, dislocations and impurities is neglected. Three-phonon (Umklapp and normal) scattering and scattering from the boundaries are the mechanisms which are considered in the present Monte-Carlo study of the low-dimensional systems. Phonon-phonon scattering is the most important mechanism in the usual temperature range of interest (300-600 K) for a suspended low-dimensional system. Three-phonon processes can be a normal (N) processes or an Umklapp (U) processes. While N processes do not directly cause the thermal resistance and only play a role through redistributing the phonons, U scatterings are the reason of the thermal resistance. The relaxation-time approximation, a simplified description of the scattering dynamics cannot perfectly describe heat transport at low temperatures [41] .
Here, as we deal with the systems at almost high temperature, this approx-imation is adequately accurate. Accordingly, the three phonon interactions are treated through a scattering rate [42] . The Umklapp phonon-phonon scattering rate is calculated from the standard general approximation for dielectric crystals [36] , τ
is the sound velocity of branch b andM is the average atomic mass. Also, Θ is the Debye temperature. The first part of the rate is the standard Umklapp interaction strength, while the exponential term calculates the effective contribution from the redistribution via the N processes. In this paper the values of Θ,M and also, the Grüneissen parameters, γ T A,LA,ZA are demonstrated in the table 2. The phonon-phonon scattering with the presence of four or more phonons are not taken into account. This is due to the fact that this type of scattering gets important at temperatures much higher than the Debye temperature which is far from the operating temperature of most nano-electronic devices. In Monte-Carlo simulation, the probability of scattering a phonons with scattering rate of τ b between time t and t+∆t is calculated as, P scat = 1 − exp( −∆t τ ). If the probability of scattering, P scat , is greater than a chosen random number R scat , then the scattering is occurred.
As a phonon scatters, its frequency, branch and direction will be re-sampled from the cumulative density function [31] . Here, the time step, ∆t is chosen to be smaller than the minimum scattering rate of the phonons which are sampled during the simulation. To make sure that the rate of formation of phonons of a certain state is equal to its rate of destruction, the distribution function after scattering, F scat , has to be modified by the probability of
. The whole simulation procedure is more fully discussed in [32, 43] .
Numerical method
For finding the time step, the whole frequency range of each branch of LA, TA, and ZA, is divided into 1000 intervals. For every branch, the scattering rates are calculated for the phonons with the all possible 1000 frequencies in that branch. Then the phonon relaxation time is computed by reversing the scattering rate. Also, the velocities of the all phonons with 1000 different frequencies are calculated for LA, TA, and ZA dispersion relation curves. Dividing the mesh size by the velocities, the phonon traveling time is obtained. The minimum value of these acquired times is taken to be the time step. As a consequence, the time steps of 3.47×10 −13 , 2.07×10 −13 , 3.46×10 −13 , 2.26×10 −13 , 2.57×10 −13 are found, respectively, for graphene, blue phosphorene, germanene, silicene, and the MoS 2 . Mesh-independent test has also been performed to investigate the numerical convergence of the results of the all simulated channels. It is seen that using a uniform mesh size of 100×100 in XY-plane is appropriate to generate the mesh independent plots during the whole time of the simulation. Also, in the cube of 10×100×0.27 nm 3 , located in the center of the all low-dimensional materials of graphene, blue phosphorene, silicene, germanene and MoS 2 , the heat is generated due to the electric current transport. This heat generation zone should be incorporated in the Boltzmann equation. This term is simulated as a resource that heats up the desired zone by releasing the phonons into it. The procedure is completely explained in [44, 45] .
Results and Discussions
For discovering the best energy efficient systems, the thermal behavior such as the heat spreading and the maximum temperature reached due to the heat generation, in new proposed low-dimensional MOSFETs are studied. The five studied nano-systems are affected by the self-generated heat 2. The five studied 2D crystalline materials of graphene, blue phosphorene, germanene, silicene and MoS 2 as the transistor channels, show subsequently, the least up to maximum peak temperature rise which suggest them reversely as the maximum to minimum thermal efficient channels concerning the nano energy saving of the field effect transistors. Although, the graphene sheet, thermally perfect for silicon substitution, does have many electrically difficulties, blue phosphrene in addition to other advantages is also electrically and thermally suitable for nano-electronic industry. The highlighted thermal advantages highly recommend the blue phosphorene, as a very promising high-performance low-dimensional material for nextgeneration nano-devices. In the following, more results are given to clarify the main finding of the research.
As the reliability of the transistors depends on the maximum temperature it makes, the peak temperature rise versus the passed time is thoroughly explored. The Figs. 3(a) and (b) present, subsequently, the maximum temperature behavior for graphene/blue phosphorene, and also germanene/silicene/MoS 2 channel transistors. As seen, the peak temperature trends are similar for all the five materials. Further, while the graphene and blue phosphorene plots are more common in low values of maximum temperature, the germanene, silicene and MoS 2 follow the worse situation. Much less maximum temperature of the transistors including the graphene or blue phosphorene guarantees the much less energy needed for cooling down these nano-devices to the temperature which they can operate on. This finding confirms the more suitable nano energy saving conditions of blue phosphorene and graphene for the usage in nano-electronic devices technology which is preciously indicated in Fig. 2 .
In spite of the usual increasing behavior of the highest temperature during the presence of the heat generation, every plot of the low-dimensional materials presents the local minimum or maximum temperature and also the existence of the temperature jump. Such behavior is more precisely illustrated for blue phosphorene in Fig. 4(a-b) . As seen, the three order polynomials of the form T=at+bt 2 +ct 3 +d with a=1.128, -13.35; b=1.0×10 −2 , 4.37×10 − 2; c=2.75×10 −5 ; 4.72×10 −5 and d =393.86, 1684.8 are fitted to the original maximum temperature-time plot. Through looking thoroughly, local maximum at t=84 ps, the local minimum at t=160, the absolute maximum at t=200 ps and two temperature jumps in t=250, and 390 ps are clearly recognizable. The local minimum/maximum temperature and the temperature jump manners attribute to the change of the dominant phonons participated in heat transfer from slow-ZA branch phonons to the fast LA/TA phonons.
The Table 3 demonstrates the analysis, related to the amount of the contribution of the phonons of each branch in heat transport. As seen, for example for blue phosphorene, when t=84 ps, most of the committed phonons belong to the flexural direction ZA branch which has very low sound speed. Hence, the heat dissipation decreases and consequently the energy inside the hot region increases which itself causes the generation of more phonons with high frequency. These new produced phonons make the temperature to rise more rapidly. Inevitably, the temperature jump takes places. Therefore, the high predominance of ZA phonons over LA/TA phonons is the reason for all temperature jumps occurring during the heating and cooling the transistor. Conversely, the usual attitude of the peak temperature rise is also disturbed owing to the occurrence of local minimum. This posture, in reverse, is ascribed to the dominance of the LA phonons over the ZA ones. As seen in Fig. 4(a) , at t=160 the percentage of the LA phonons taking part in heat transfer is 56.96% while only 37.90% of the total phonons are the ZA participated phonons. Faster phonons disperse more heat and so despite the heat generation zone throw in more heat, they reduce the temperature temporarily. Regardless of the fluctuations and the local minimum/maximum, the peak temperature somehow presents monotonous and homogeneous behavior over the time t=10 ps. As previously indicated, the low-dimensional systems are three dimensional channels with the thickness of the order of angstrom which are considered to exchange energy with the environment from the bottom boundary. At t=0, when the transistor is switched on, the heat starts to be generated inside the heating zone. This strongly increases the temperature of the zone up-to time t=10 ps. As the thickness of these materials is amazingly short, the heat reaches the bottom boundary in 10 ps and the cooling process, immediately after turning on the heating zone, begins. Ergo, although, the heat is produced in the hot zone, the heat also dissipates from the boundary and that is the reason why the temperature does not grow unlimitedly.
Another finding is the formation of the hotspots in every five channels.
When the heat generation zone is switched on, due to the injection of the hot phonons to the transistor, the overall energy of the MOSFET specially present that in the trend of evolution of the temperature distribution and going towards to the steady-state, the blue phosphorene is always ahead of germanene, silicene and MoS 2 . Also, it is obtained that the steady-state temperature of the blue phosphorene is much more less than that of other materials except the graphene (see Fig. 8(g) ).
Finally, considering all the results obtained simulating the low-dimensional field effect transistor, we come back to the first announced proclamation in Fig. 2 that the blue phosphorene and graphene are overwhelmingly much more thermally suitable for transistor technology.
Conclusions
With the progression in the integrated circuits (IC) design technology, the number of the fabricated FETs in a die has now reached more than a million. This size reduction cannot continue forever due to limitation existed in miniaturized silicon nano-channels such as the huge growth in energy consumption and the heat dissipated due to the leakage current. As a consequence, finding the best silicon substitution for the efficient energy usage is a vital and noteworthy need for MOSFET technology. Two-dimensional crystalline materials owing to their zero leakage current and the extraordi- The low-dimensional material MOSFET, as an example graphene FET is shown here, with all boundaries adiabatic except the bottom boundary which exchange the energy with the surroundings. Lx, Ly, d, and D are, respectively, the length along the x direction, the y-length, the thickness of the layer, and the assumed depth of the heat generation zone. Figure 2 : Graphene, blue phosphorene, germanene, silicene, MoS2 as the transistor channels show the least up to maximum peak temperature rise which suggest them reversely as the maximum to minimum thermal efficient channels concerning the nano energy saving of field effect transistors. The temperature profile at XY plane and the generated hot spot at t=200 ps for (a) the MoS2, (b) the silicene, and (c) the germanene, confirming that the MoS2 renders very poor thermal conditions due it is much more higher peak temperature rise relative to the other investigated low-dimensional materials. The colormap demonstrating the hot spot condition for the two studied channels of (a) the blue phosphorene and (b) the graphene stabilizing these two materials as the very suitable candidates for fulfilling the thermal management of the new generation field effect transistors. Specifically, blue phosphorene is highly more recommended due to its simultaneous electrically benefits.
